

FIG. 1

Fig. 1




FIG. 2

Fig. 2





Fig. 3



09/913533

FIG. 4

Fig. 4








Fig. 5



**Fig. 6****Fig. 7**

**Fig. 8**




**Fig. 9**



Fig. 10



N: NEXT LBA ADDRESS  
C: CURRENT LBA ADDRESS  
P: PREVIOUS LBA ADDRESS

**Fig. 11**

ADDRESS (NOTES 1)				REGISTER	
CS1-	CS0-	DA2	DA1	DA0	
					WRITE
					READ
CONTROL BLOCK REGISTER					
L	H	H	H	L	DEVICE CONTROL
L	H	H	H	H	NOT USED
COMMAND BLOCK REGISTER					
H	L	L	L	L	DATA
H	L	L	L	H	FEATURE
H	L	L	H	L	SECTOR COUNT
H	L	L	H	H	SECTOR NO.
H	L	H	L	L	CYLINDER LOW
H	L	H	L	H	CYLINDER HIGH
H	L	H	H	L	DEVICE / HEAD
H	L	H	H	H	COMMAND
STATUS					

Fig. 12A

11/14

b7	b6	b5	b4	b3	b2	b1	b0
RSRV	RSRV	RSRV	RSRV	RSRV	SRST	nIEN	0

RSRV: RESERVATION  
SRST: SOFTWARE RESET  
nIEN: INTERRUPTION PERMISSION (NEGATIVE LOGIC)

Fig. 12B

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
DATA BYTE 1 (UPON 16-BIT ACCESS)															
NOT USED (UPON 8-BIT ACCESS)															

Fig. 12C

b7	b6	b5	b4	b3	b2	b1	b0
SECTOR NO. (CHS MODE)							
LBA BIT (LBA MODE)							

Fig. 12D

Fig. 13A

CYLINDER-HIGH-REGISTER								CYLINDER-LOW-REGISTER							
b7	b6	b5	b4	b3	b2	b1	b0	b7	b6	b5	b4	b3	b2	b1	b0
CYLINDER NO. (CHS MODE)															
LBA BIT (LBA MODE)															

Fig. 13B

b7	b6	b5	b4	b3	b2	b1	b0
RSRV L RSRV DEV				HEAD NO. (CHS MODE)			
RSRV:RESERVATION				LBA BIT (LBA MODE)			
L				LBA MODE SELECTION			
DBA:DEVICE ADDRESS				DBA:DEVICE ADDRESS			

Fig. 13C


b7	b6	b5	b4	b3	b2	b1	b0
THE NUMBER OF SECTORS							

Fig. 13D

b7	b6	b5	b4	b3	b2	b1	b0
BSY	DRDY	DF	DSC	DRQ	CORR	IDX	ERR
BSY : BUSY (ACCESS INHIBITION)				DRQ : DATA REQUEST			
DRDY : DEVICE-READY				CORR: DATA CORRECTED			
DF : DEVICE-FAULT				IDX : INDEX DETECTION			
DSC : DEVICE-SEEK-ERROR				ERR : ERROR GENERATION			

FIG. 14

Fig. 14



09/913668

DESCRIPTION OF REFERENCE NUMERALS

- 1.. CPU
- 15.. HARD DISK DRIVE
- 58.. ARBITER
- 61.. INPUT FIFO
- 62.. OUTPUT FIFO
- 68.. DMA CONTROLLER
- 82.. COMMAND CELL
- 104.. LBA DETERMINING UNIT
- 105.. NEXT COMMAND BUFFER
- 106.. CURRENT COMMAND BUFFER
- 107.. PREVIOUS COMMAND BUFFER

0913668 1404